This paper presented a test scheduling optimization algorithm for 3D stacked ICs under power constrains ,which op- timized test application time, TAM bus bandwidth and hardware expenses collaboratively.Using d695 and p93791 of the benchmark circuits ITC'02 to verify, the experimental results show that the test application time is reduced to 91.25% and 93.11% respectively. It proves that the proposed algorithm can effectively re...