版权说明 操作指南
首页 > 成果 > 详情

FPGA Implementation of AES Algorithm Resistant Power Analysis attacks

认领
导出
Link by 中国知网会议论文
反馈
分享
QQ微信 微博
成果类型:
期刊论文、会议论文
作者:
Lang Li;Yi Zou;Ge Jiao
通讯作者:
Jiao, G.
作者机构:
[Lang Li; Yi Zou; Ge Jiao] College of Computer Science and Technology,Hengyang Normal University
通讯机构:
College of Computer Science and Technology, Hengyang Normal University, HengYang, China
语种:
英文
期刊:
Proceedings of Science
ISSN:
1824-8039
年:
2017
卷:
2017-July
页码:
23-29
会议名称:
CENet 2017-the 7th International Conference on Computer Engineering and Networks
会议时间:
2017-07-22
会议地点:
中国上海
基金类别:
supported by the National Natural Science Foundation of China under Grant No.:61572174;the Scientific Research Fund of Hunan Provincial Education Department with Grant No.:15A029;the Scientific Research fund of Hengyang Normal University with Grant No.:16CXYZ01;the Science and Technology Plan Project of Hunan Province No.:2016TP1020;Hunan Provincial Natural Science Foundation of China with Grant No.:2015JJ4011,2017JJ4001
机构署名:
本校为第一且通讯机构
院系归属:
计算机科学与技术学院
摘要:
In order to be more effectively resist differential power analysis attacks, the improved fixed value masking algorithm is proposed for resource-constrained smart card based on fixed value masking and random masking. Firstly, a number of random numbers are selected and prestored in on-chip ROM for generating the corresponding byte-substitution table. It does not increase much power and hardware resources because the byte-substitution table is pregenerated. Finally, experiments in terms of the second-order differential power analysis attacks have...

反馈

验证码:
看不清楚,换一个
确定
取消

成果认领

标题:
用户 作者 通讯作者
请选择
请选择
确定
取消

提示

该栏目需要登录且有访问权限才可以访问

如果您有访问权限,请直接 登录访问

如果您没有访问权限,请联系管理员申请开通

管理员联系邮箱:yun@hnwdkj.com